

SEMICON Taiwan 2026 IR Tech Talk

September 2, 2026

Investor Relations
Tokyo Electron



IR Tech Talk

TEL



**Jack
Ishida**

Senior Executive
Chief Operating Officer
Tokyo Electron



**Tatsuya
Nagakubo**

Executive Advisor
Tokyo Electron
Chairman
Tokyo Electron Taiwan



**Peter
Loewenhardt**

General Manager,
Technology Strategy
Tokyo Electron



**Sam
Nakama**

President
Tokyo Electron Taiwan



**Ray
Huang**

Moderator
Account Sales Director
Tokyo Electron Taiwan

Agenda

- Opening Remarks
Tatsuya Nagakubo, Executive Advisor, Tokyo Electron / Chairman, Tokyo Electron Taiwan
- TEL's Growth Strategy for Digital & Green Future
Jack Ishida, Chief Operating Officer, Tokyo Electron
- TEL Innovations Supporting the AI Era
Peter Lowenhardt, General Manager, Technology Strategy, Tokyo Electron
- Q&A Session
Moderator: Ray Huang, Account Director, Tokyo Electron Taiwan
- Closing Remarks
Sam Nakama, President, Tokyo Electron Taiwan



Opening Remarks

Tatsuya Nagakubo

Executive Advisor, Tokyo Electron
Chairman, Tokyo Electron Taiwan



Opening Remarks

TEL is committed to:

- Advancing technology leadership
- Strengthening local partnership
- Growing together with customers over the long term
- Investing in people

**Taiwan is one of the
world's most important
semiconductor
innovation hubs**




TEL's Growth Strategy for Digital & Green Future

Jack Ishida

Chief Operating Officer
Tokyo Electron



History of the ICT Industry



The Future Led by *AI*



Data Centers Are Increasing Environmental Impact

Power Demand

+130%

415 TWh → 945 TWh

CO₂ Emissions

+80%


180 Mt → 320 Mt

(2024 – 2030)

Source: International Energy Agency



Digital & Green



“Green of Digital” & “Green by Digital”


Digital & Green

**Higher
Speed**


**Larger
Capacity**

**Superior
Reliability**


**Lower Power
Consumption**




Physical Scaling



Advanced Packaging



Physical Scaling



Advanced Packaging

Unprecedented Capacity Expansion Continues



107
new fabs
coming online
through 2028

Source: SEMI World Fab Forecast Q325 (Sep. 2025)

Challenges for Sustainable Growth



Increase in R&D and Manufacturing Costs

- Complex device structures
- Increased process steps
- Extended development periods



Market Expansion and Fluctuations

- Maximizing production capacity
- Talent War
- Industry cyclicalities and External Risks




Environmental Impact

- Electricity consumption
- Water consumption
- Chemical substance regulations

As semiconductors become increasingly important and demand continues to grow, addressing key industry challenges has become more critical than ever

Growing Expectations for Equipment Manufacturers



Vision

"A company filled with dreams and vitality that contributes to technological innovation in semiconductors"



Innovation

Pursue technological innovation in semiconductors that supports the sustainable development of the world.



Profitability

Continuously create high value-added leading-edge equipment and technical services.




People

Our corporate growth is enabled by people, and our employees both create and fulfill company values Stakeholder Engagement.

Expanding Opportunities: Wide Product Portfolio

Front-end

Advanced Packaging



Our broad portfolio addresses semiconductor manufacturing requirements across both Front-end and Advanced Packaging

Product Initiatives

CLEAN TRACK™ LITHIUS Pro DICE™



Chemical Consumption

50% ↓

Environmental Performance

25% ↑

Ulucus™ LX



DIW Usage

90% ↓

**Operation Steps
Area Efficiency**

EVAROS™



CO2 Emission

25% ↓

Up to **200** wafers
processing capability at a time

LEXIA™ -EX



CO2 Emission

14% ↓

Throughput
20% ↑


We are supporting high process and environmental performance



Manufacturing DX with AI & Robotics

Epsira

Key Benefits of Epsira™



Accelerating Semiconductor Innovation for

Digital & Green

Solution Provider


for the semiconductor industry

TEL's Core
Best Products, Best Service

Manufacturing DX
With AI & Robotics

Investment for Future Growth (FY2025 to FY2029)

R&D Investment



1.5
Trillion Yen

Capex



700
Billion Yen


Recruitment




10,000
People
2000 people / year

Planning proactive investments for further growth

History of the ICT Industry



History of the ICT Industry



Semiconductors Are The Future






TEL Innovations Supporting the AI Era

Peter Loewenhardt


General Manager, Technology Strategy
Tokyo Electron



Roadmaps & Technology Challenges: Logic & Memory

Technology Roadmaps


Source of all drawings: TEL



Technology Roadmaps

Key device structure and integration technology inflections
Process Innovations




Source of all drawings: TEL



Device inflections have been, and will continue to be, driven by process innovation

Raising Added-value in SPE (Semiconductor Production Equipment)

WFE investment (100k WSPM*, Greenfield / TEL estimates)




Expanding business opportunities for SPE manufacturers on arrival of new applications and rising level of technological difficulty

TEL R&D Roadmap Activities

Patterning

Example of MOR Process: The Ultimate Wet Development



The Ultimate Development technology enables the suppression of pattern collapse

Example of MOR Solution: The Ultimate Wet Development

*1 Based on internal information and development targets

*2 Based on results of developing 24 nm-pitch lines

	Ultimate Wet Development Technology	Conventional Wet Technology	Alternative Technology
Base Technology	Coater/Developer	Coater/Developer	Etch
Process Ambient	Atmospheric	Atmospheric	Vacuum
Reaction	Chemicals	Chemicals	Corrosive Gas
Throughput ^{*1}	4x	4x	1x
Chemical Consumption ^{*1}	50% (vs. conventional)	100 %	N/A (uses gas) exhaust processed in combustion abatement post process
Anti-Pattern Collapse ^{*1} Performance	< 8 nm ^{*2}	> 10 nm ^{*2}	< 8 nm ^{*1}
Footprint ^{*1}	In-Line	In-line	Additional Footprint

Evaluation of Ultimate Wet Development ongoing with key customers, with emphasis on productivity (throughput, footprint, maintainability, utilize existing facilities)

CLEAN TRACK™ LITHIUS Pro DICE™

Coater/Developer



Features

- High-productivity and High-environment performance by maximizing footprint efficiency
- Reduced coater-related defects and chemical usage with new resist dispense system
- Reduced SU and LT through autonomous control
- Enhanced system condition monitoring

Applications

- All lithography processes, including High-TP exposure inline
- Advanced EUV processes, including High-NA EUV

CLEAN TRACK™ LITHIUS Pro DICE™



LITHIUS Pro DICE™ offers world-class productivity and superior defect control technology with enhanced data collection and processing capabilities

Chemical
Consumption

50% ↓

Cost savings caused by reduced
flawed resist coating

Environmental
Performance

25% ↑

Industry-fastest processing
speeds with maximized
footprint

*compared to previous models



For a wide range of applications, including high-NA EUV and DUV processes

Deposition

Episode™ 1: Contact Formation Process

Source of all drawings: TEL

- Example of process flow




Multiple types of process modules are equipped on a high-vacuum transfer module, and low-resistance contacts are achieved by sequentially processing native oxide layer removal and metal film formation

GAA: Inner Spacer Formation - Lateral Gapfill

Source of all drawings: TEL



■ Issues :

Leak due to dielectric breakdown due to etching



■ Solutions :

Improve lateral gapfill performance



Realized seamless lateral gapfill using a unique thin film deposition technique and laterally uniform film modification using a newly developed high-density plasma

Wet Processing


Single Wafer Cleaning Strategy

Source of all drawings: TEL


Single Wafer Cleaning

- Bevel wet etch
 - Expect annual market growth rate of around 10%
 - Contribute to improving customers' yields.Maintain a high market share by differentiating through performance in precisely removing film from the outer part of the wafer
- Prevent pattern collapse
 - Expand market share by TEL original technology to reduce collapse of high aspect ratio pattern
- Metal etch
 - Launched new dedicated SPM chambers for controlling selectivity for metal in order to solve reduced yield issues caused by dry etch damage and residue

Without bevel wet etch




Conventional drying technology



With bevel wet etch



New drying technology



Metal etch process




Development of Cleaning Systems

Source of all drawings: TEL


High Productivity Wet Bench (EXPEDIUS™-R)



Industry's first large-batch process (increased wafer counts)




SPM^{*1} Vapor Technology (CELLESTA™ Pro VP)




CELLESTA™ Pro VP schematic

Enabled higher temperature process due to a more effective reaction by adding water vapor to chemicals

*1 SPM: Sulfuric Acid and Hydrogen Peroxide Mixture




Simultaneous Scrubber (CELLESTA™ MS2)



A tool enabling AS^{*2} process on wafer frontside and physical brushing process on wafer backside simultaneously in a single chamber

*2 AS: Atomized Spray




Etching (Plasma and Chemical)

Overview of Anisotropic Etching Key Parameters


Source of all drawings: TEL

e^- electron ● ion ● radical




Key Parameters for Etch Controllability

Ion Transportation



- Ion energy
- Ion incident angle

Radical Transportation




- Gas species
- Wafer temperature


Future of New Plasma Etch Technologies (Anisotropic)

Source of all drawings: TEL

DRAM: Capacitor SiO₂ Etch



Logic: Gate Silicon Etch




New technologies created through the development of ideal etching process development, will be applied to a variety of critical processes

Our Unique Technology 1: HERB™


(HERB™: High Efficiency Rectangular Bias™)

Source of all drawings: TEL


Ion transportation



Conventional Technology (Sine wave)



The force attracting ions varies
→ incident angle varies




Novel Technology (HERB™)



Force attracting ions are strong and
consistent

→ incidence angle becomes
perpendicular




What happens when it gets cold, really cold?

My personal experience . . .

Where I grew up:

Regina, Saskatchewan, Canada




Source: personal photos

Background: Cryo-Etch Potential on HAR Etching


Temperature Dependency on Si etching profile

+ 30°C



SF₆/O₂ plasma

- 110°C



High efficiency radical transport
⇒ Faster etch rate

R Dussart, M Boufnichel et al. J. Phys. D: Appl. Phys. 47 (2014) 123001 (27pp)


Low temperature has good potential for HAR etching

Our Unique Technology 2: PHastIE™

(PHastIE™: Phosphorus + Hydrogen based “Fast” Ion Etch™)


Source of all drawings: TEL

Radical transportation



Conventional Technology

(CF_x + Room Temp.)



CF_x tends to polymerize/adsorb easily
Hinders transportation when accumulated at top




Novel Technology

(PHastIE™)



Resolved the issue with novel gas
Achieved high etch rate in combination with low temp




Novel Cryogenic HARC Etch

Source of all drawings: TEL

Cryogenic Process

Plasma Control

Environmental Impact



-43%

Less Power

-83%



Less Carbon Footprint

Better process is also better for the environment


Basic Concept of Non-plasma Based Dry Etching

Source of all drawings: TEL

Step 1: Low Temperature Process Chemical oxide removal (COR)





Step 2: High Temperature Process Post heating treatment (PHT)



GAA NanoSheet Etch No Plasma (Isotropic)


Nano Sheet process challenges:

- Uniformity in rectangle shape
- Mitigation of roughness/residue on patterned surface



TEL's initiative: Gas chemical etch

- High etch selectivity
- High uniformity
- Residue removal/decreased roughness








Source: N. Loubet, et al., IBM, TEL Technology Center, America (IEDM2019)

Leveraging the advantages of gas chemical etch to contribute to leading-edge processes

Advanced Packaging

Semiconductor Technology Node and Bump Pitch

Source of all drawings: TEL



Wafer Bonding


Introduction of wafer bonding technology accelerates further reduction of pitch

3DI / Test Business Expands Opportunities for HPC/AI Device

Source of all drawings: TEL

Frontend Process


Device Manufacturing



*1 BSPDN: Back Side Power Delivery Network
*2 CFET: Complementary Field Effect Transistor
*3 HBM: High Bandwidth Memory
*4 KGD: Known Good Die

Advanced Packaging


Assembly after Dicing/Singulation



Source of all drawings: TEL

TEL's Opportunities for Bonding Technology




Source of all drawings: TEL



Source of all drawings: TEL






Wafer Bonder Technology Roadmap and Challenges

Source of all drawings: TEL



TEL is developing various technologies in advance to prepare for next-generation devices

Broad Applications and Expansion of Bonding Technology

Application	Frontend Process					
	CIS* ¹	NAND		DRAM		Logic
Stacking Device	BSI* ² Pixel + (Peripheral) + Logic	3D NAND : + Cell + Cell + Peripheral		VCT* ⁵ DRAM (Si Substrate) + Peripheral + Cell + (Si Substrate)	3D DRAM (Si Substrate) + Peripheral + Cell + (Si Substrate)	BSPDN Logic + Si Substrate BSPDN & CFET Logic + Logic + Si Substrate
Bonding	Wafer to Wafer (CHB* ³ /Fusion)	Wafer to Wafer (CHB)		Wafer to Wafer (CHB/Fusion)	Wafer to Wafer (CHB/Fusion)	Wafer to Wafer (CHB/Fusion)
Structure						
Status	HVM* ⁴	R&D~HVM	R&D	R&D	R&D	R&D~HVM R&D

The design of future devices is transitioning from single bonding to multi-bonding structures

Broad Applications and Expansion of Bonding Technology

Source of all drawings: TEL

Application	Advanced Packaging		
	Stack Memory / HBM	3DIC	
Stacking Device	DRAM Wafer ⋮ DRAM Wafer + DRAM Wafer + Logic Wafer OR DRAM (Die) ⋮ DRAM (Die) + DRAM (Die) + Logic Wafer	SoC Disaggregation Device A Wafer + Device A or B Wafer OR Die A Die B Wafer C	Heat Spreader Heat Spreader + Device
Bonding	Wafer to Wafer / Die to Wafer (CHB/Fusion)	Wafer to Wafer / Die to Wafer (CHB)	
Structure	Micro Bump Change Cu hybrid More stacks - Thinner die / more stacks - High density connection - Better thermal conductance Cu	Monolithic SoC Change 3D Stack IC - Small formfactor (3D stack vs. 2D) - Higher speed (shorter wiring, no bump) - Lower power (shorter wiring, no bump) - Lower cost (higher yields, easy to mix processes) - Shorter time to market (matured IP block reuse)	
Status	R&D	R&D ~ HVM	
		Better thermal conductance	
		HVM	

The opportunity for CHB/fusion bonding is growing to encompass advanced packaging

Laser Trimming System: Ulucus™ L


Source of all drawings: TEL

■ Concept

- Edge trimming of bonded wafer with laser
- Latest platform utilizing super clean technology from frontend process, with the integration of laser control technology

■ Features

- High accuracy: enabling narrower trimming width and smooth sidewall with less damage and good yield
- High-productivity, high-reliability process
- Environmentally-friendly process by reducing DIW usage by 70% or more




High-accuracy and high-quality laser trimming process -
environmentally-friendly and innovative approach for wafer-level bonding

Introducing Ulucus™ LX for Post-Wafer Bonding Process

Source of all drawings: TEL

Extreme laser lift-off (XLO) technology

- Advanced thinning and critical technology for post-wafer bonding process
- Unique laser technology enables separation of the Si-substrate from the device layer



Advantages for process and environment


- Enhanced efficiency in silicon active areas
- Fewer process steps required
- Reduced need for DI water usage and CO2 emission
- Opportunity for wafer reuse




Ulucus™ LX Advantages

Source of all drawings: TEL


Permanent Bonding Process with Grinding & Blade Edge Trimming (Conventional)




Permanent Bonding Process with XLO (Extreme Laser Lift Off)




Active Silicon Area




of Process Steps



DIW* Usage



CO2 Emission (w/ wafer reuse)



No Silicon Sludge → Advantage Over Grinder



Source: TEL



Technology Enabling Life

Q&A Session



Closing Remarks

Sam Nakama

President
Tokyo Electron Taiwan





TOKYO ELECTRON